

# Surface Mount Digital Step Attenuator

## DAT-15575A Series

75Ω 0 to 15.5 dB, 0.5 dB Step 1MHz to 2.5 GHz

### The Big Deal

- Wideband, operates up to 2.5 GHz
- Glitchless attenuation transitions
- High IP3, 52 dBm



CASE STYLE: DG983-2

### Product Overview

The DAT-15575A+ series of 75Ω digital step attenuators provides adjustable attenuation from 0 to 15.5 dB in 0.5 dB steps. The control is a 5-bit serial/parallel interface, and the attenuators operate with either single positive or dual (positive and negative) supply voltage. DAT-15575A+ series models are produced by a unique CMOS process on silicon, offering the performance of GaAs with the advantages of conventional CMOS devices.

### Key Features

Feature	Advantages
Wideband operation, specified from 1MHz to 2.5 GHz	Can be used in multiple applications such as various versions of DOCSIS, satellite and defense, reducing part count.
Serial or parallel interface	Models available with serial or parallel interface mode to suit customer demand.
Good VSWR, 1.3:1 typ.	Eases interfacing with adjacent components and results in low amplitude ripple.
Single positive supply models: (Model suffixes: -SP+ and -PP+) +2.3 to +3.6V+	Use of single positive supply simplifies power supply design. An internal negative voltage generator supplies the desired negative voltage. Single positive supply results in excellent spurious performance, -140 dBm typical.
Dual supply models: (Model suffixes: -SN+ and -PN+) +2.7 to +3.6V (Positive) and -3.6 to -3.2V (Negative)	Dual supply provides spurious-free operation. It also allows fast switching up to 1 MHz (vs. 25 kHz for single supply).
Useable over a wide range of supply voltages, +2.3/2.7 to 5.2V	Wide range of positive operating voltages allows the DAT-15575A+ Series of models to be used in a wide range of applications. See Application Note AN-70-032 for operation above +3.6V
Footprint compatible to DAT-15575-XX+ Series (XX=SN/SP/PN/PP)	Can fit into existing footprint and provide wideband performance, to 2.5 GHz instead of 2.0 GHz.
Glitchless Attenuation Transitions, 0.26 typical	Compared to previous generation of digital attenuators which is a vast improvement.



# Digital Step Attenuator

75Ω 1-2500 MHz

15.5 dB, 0.5 dB Step  
5 Bit, Serial Control Interface, Dual Supply Voltages

## Product Features

- Dual Supply (Positive & Negative) Voltages
- Immune to latch up
- Glitchless attenuation transitions
- Excellent accuracy, 0.1 dB Typ
- Serial control interface
- Low Insertion Loss
- High IP3, +55-69 dBm
- Excellent return loss, 18 dB typ.
- Very low DC power consumption
- Small size 4.0 x 4.0 mm

## Typical Applications

- DOCSIS 3.1
- Portable Wireless
- Fiber CPE and infrastructure
- MMDS & Wireless LAN
- Satellite CPE and infrastructure
- UNII & Hiper LAN
- Power amplifier distortion canceling loop

## General Description

The DAT-15575A-SN+ is a 75Ω RF digital step attenuator that offers an attenuation range up to 15.5 dB in 0.5 dB steps. The control is a 5-bit serial interface, operating on dual (positive and negative) supply voltages. The DAT-15575A-SN+ is produced using a unique CMOS process on silicon, offering the performance of GaAs, with the advantages of conventional CMOS devices.



Generic photo used for illustration purposes only


## DAT-15575A-SN+

CASE STYLE: DG983-2

**+RoHS Compliant**

The +Suffix identifies RoHS Compliance. See our web site for RoHS Compliance methodologies and qualifications

## Simplified Schematic



## RF Electrical Specifications, 1-2500 MHz, $T_{AMB}=25^{\circ}C$ , $V_{DD}=+3V$ , $V_{SS}=-3.2V$ , 75 $\Omega$

Parameter	Freq. Range (GHz)	Min.	Typ.	Max.	Units
Accuracy @ 0.5 dB Attenuation Setting	0.001-1.2	—	0.03	0.17	dB
	1.2-2.0	—	0.05	0.18	
	2.0-2.5	—	0.1	0.19	
Accuracy @ 1 dB Attenuation Setting	0.001-1.2	—	0.03	0.18	dB
	1.2-2.0	—	0.1	0.20	
	2.0-2.5	—	0.1	0.23	
Accuracy @ 2 dB Attenuation Setting	0.001-1.2	—	0.07	0.21	dB
	1.2-2.0	—	0.15	0.26	
	2.0-2.5	—	0.15	0.31	
Accuracy @ 4 dB Attenuation Setting	0.001-1.2	—	0.05	0.27	dB
	1.2-2.0	—	0.15	0.36	
	2.0-2.5	—	0.2	0.47	
Accuracy @ 8 dB Attenuation Setting	0.001-1.2	—	0.1	0.39	dB
	1.2-2.0	—	0.24	0.60	
	2.0-2.5	—	0.35	0.79	
Insertion Loss <sup>1</sup> @ all attenuator set to 0dB	0.001-1.2	—	1.2	1.8	dB
	1.2-2.5	—	1.6	1.9	
VSWR	0.001-1.2	—	1.3	—	:1
	1.2-2.5	—	1.4	—	
Input IP3 (at Min. and Max. Attenuation)	.005-2.5	—	55-69	—	dBm
Input IP2	.005-2.5	—	See Fig. 1	—	dBm
Input Power @ 0.2dB Compression (at Min. and Max. Attenuation)	0.030-2.5	—	+30	—	dBm
Input Operating Power	1 MHz to 30 MHz	—	—	See Fig. 2	dBm
	>30 MHz	—	—	+24	
Thermal Resistance (Junction to case)	—	—	25	—	$^{\circ}C/W$

## DC Electrical Specifications

Parameter	Min.	Typ.	Max.	Units
$V_{DD}$ , Supply Voltage	2.7	3	3.6 <sup>2</sup>	V
$I_{DD}$ Supply Current	—	—	80	$\mu A$
Control Input Low	-0.3	—	0.6 <sup>3</sup>	V
$V_{SS}$ , Supply Voltage	-3.6	—	-3.2	V
$I_{SS}$ , Supply Current	-40	—	—	$\mu A$
Control Input High	1.17	—	3.6	V
Control Current	—	—	20	$\mu A$

1. Loss values are de-embedded from test board Loss (test board's Insertion Loss: 0.10dB @ 100MHz, 0.40dB @ 1200MHz, 0.55dB @ 2000MHz, 0.75dB @ 4000MHz).
2. For operation above +3.6V see application note, AN-70-032
3. 0V during power-up.

## Absolute Maximum Ratings<sup>4</sup>

Parameter	Ratings
Operating Temperature	-40 $^{\circ}C$ to 105 $^{\circ}C$
Storage Temperature	-65 $^{\circ}C$ to 150 $^{\circ}C$
$V_{DD}$	-0.3V Min., 5.5V Max.
$V_{SS}$	-3.8V Min.
Voltage on any input	-0.3V Min., 3.6V Max.
Input Power	1-30 MHz
	30-2500MHz
	Figure 2
	+30dBm

4. Permanent damage may occur if any of these limits are exceeded.
5. Operation between max operating and absolute max input power will result in reduced reliability.

## Switching Specifications

Parameter	Min.	Typ.	Max.	Units
Switching Speed, 50% Control to 0.5dB of Attenuation Value	—	0.4	0.7	$\mu Sec$
Switching Control Frequency	—	1.0	—	MHz





Figure 1. IP2 vs. frequency and attenuation


## Pin Description

Function	Pin Number	Description
N/C	1	Not connected (Note 8)
RF in	2	RF in port (Note 1)
Data	3	Serial Interface data input (Note 3)
Clock	4	Serial Interface clock input
LE	5	Latch Enable Input (Note 2)
V <sub>DD</sub>	6	Power Supply
N/C	7	Not connected (Note 7)
N/C	8	Not connected
V <sub>DD</sub>	9	Power Supply
GND	10	Ground connection
GND	11	Ground connection
V <sub>SS</sub>	12	Negative Supply Voltage
V <sub>DD</sub>	13	Power Supply
RF out	14	RF out port (Note 1)
C8	15	Control for attenuation bit, 8 dB (Note 4)
C4	16	Control for attenuation bit, 4 dB (Note 4)
C2	17	Control for attenuation bit, 2 dB (Note 4)
GND	18	Ground Connection
C1	19	Control for attenuation bit, 1 dB (Note 4)
C0.5	20	Control for attenuation bit, 0.5 dB (Note 4, 7)
GND	Paddle	Paddle ground (Note 5)

## Pin Configuration (Top View)



## Device Marking



### Notes:

- Both RF ports must be held at 0VDC or DC blocked with an external series capacitor. RF in and RF out are interchangeable.
- Latch Enable (LE) has an internal 2MΩ pull-up resistor to V<sub>DD</sub>.
- Place a 10KΩ resistor in series to be compatible with previous generation of models. 10KΩ can be omitted in new designs.
- Refer to Power-up Control Settings.
- The exposed solder pad on the bottom of the package (See Pin configuration) must be grounded for proper device operation.
- N/A
- This pin has internal 1MΩ short resistor to ground.
- Place 10KΩ resistor to ground externally.





Figure 2. Max Input power vs. frequency.  
Pulsed Power: 5% duty cycle, 4620 μS period

## Simplified Schematic



The DAT-15575A-SN+ Serial interface consists of 5 control bits that select the desired attenuation state, as shown in **Table 1**: Truth Table

Attenuation State	C8	C4	C2	C1	C0.5
Reference	0	0	0	0	0
0.5 (dB)	0	0	0	0	1
1 (dB)	0	0	0	1	0
2 (dB)	0	0	1	0	0
4 (dB)	0	1	0	0	0
8 (dB)	1	0	0	0	0
15.5 (dB)	1	1	1	1	1

Note: Not all 32 possible combinations of C0.5 - C8 are shown in table


The serial interface is a 5-bit serial in, parallel-out shift register buffered by a transparent latch.

It is controlled by three CMOS-compatible signals: Data, Clock, and Latch Enable (LE). The Data and Clock inputs allow data to be serially entered into the shift register, a process that is independent of the state of the LE input.

The LE input controls the latch. When LE is HIGH, the latch is transparent and the contents of the serial shift register control the attenuator. When LE is brought LOW, data in the shift register is latched.

The shift register should be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data. The timing for this operation is defined by **Figure 3** (Serial Interface Timing Diagram) and **Table 2** (Serial Interface AC Characteristics).

**Figure 3: Serial Interface Timing Diagram**



Symbol	Parameter	Min.	Max.	Units
$f_{clk}$	Serial data clock frequency (Note 1)		10	MHz
$t_{clkH}$	Serial clock HIGH time	30		ns
$t_{clkL}$	Serial clock LOW time	30		ns
$t_{LESUP}$	LE set-up time after last clock falling edge	10		ns
$t_{LEPW}$	LE minimum pulse width	30		ns
$t_{SDSUP}$	Serial data set-up time before clock rising edge	10		ns
$t_{SDHLD}$	Serial data hold time after clock falling edge	10		ns

Note 1. fclk verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10MHz to verify fclk specification.

The DAT-15575A-SN+, uses a common 5-bit serial word format, as shown in **Table 3**: 5-Bit attenuator Serial Programming Register Map.

The bit B4, corresponds to the 8-dB Step and the last bit, the LSB, corresponds to the 0.5 dB step.

B5	B4	B3	B2	B1	B0
0	C8	C4	C2	C1	C0.5

↑

MSB  
(first in)

↑

LSB  
(last in)


### Power-up Control Settings

The DAT-15575A-SN+ always assumes a specifiable attenuation setting on power-up, allowing a known attenuation state to be established before an initial serial control word is provided.


When the attenuator powers up, the five control bits are set to whatever data is present on the six data inputs (C0.5 to C8).

This allows any one of the 32 attenuation settings to be specified as the power-up state.

## TB-343 Evaluation Board Schematic Diagram



Note 1: Both RF ports must be held at 0VDC or DC blocked with an external series capacitor.



**TB-343**

Bill of Materials	
N1-N6, N11, N12, N15, N18	Resistor 0603 10 KOhm +/- 1%
N10, N16, N17, N20	NPO Capacitor 0603 100pF +/- 5%
N21	Tantalum Capacitor 0805 100nF +/- 10%
N19	Hex Invert Schmitt Trigger MSL1

\*\*N12 can be reduced to 0 Ohms

## Additional Detailed Technical Information

additional information is available on our dash board. To access this information [click here](#)

<b>Performance Data</b>	Data Table
	Swept Graphs
	S-Parameter (S2P Files) Data Set (.zip file)
<b>Case Style</b>	DG983-2 <i>Plastic package, exposed paddle, lead finish: NiPdAu</i>
<b>Tape &amp; Reel</b> Standard quantities available on reel	F87 <i>7" reels with 20, 50, 100 or 200 devices</i> <i>13" reels with 3K devices</i>
<b>Suggested Layout for PCB Design</b>	PL-202
<b>Evaluation Board</b>	TB-343
<b>Environmental Ratings</b>	ENV33T1

## ESD Rating


Human Body Model (HBM): Class 1C (1000 to <2000V) in accordance with MIL-STD-883 method 3015 (pass 1500V).

Charge Device Model (CDM): Class C3 (>1000V) per JESD22-C101F

## MSL Rating

Moisture Sensitivity: MSL1 in accordance with IPC/JEDEC J-STD-020D

## MSL Test Flow Chart



## Additional Notes

- Performance and quality attributes and conditions not expressly stated in this specification document are intended to be excluded and do not form a part of this specification document.
- Electrical specifications and performance data contained in this specification document are based on Mini-Circuits' applicable established test performance criteria and measurement instructions.
- The parts covered by this specification document are subject to Mini-Circuits standard limited warranty and terms and conditions (collectively, "Standard Terms"); Purchasers of this part are entitled to the rights and benefits contained therein. For a full statement of the Standard Terms and the exclusive rights and remedies thereunder, please visit Mini-Circuits' website at [www.minicircuits.com/MCLStore/terms.jsp](http://www.minicircuits.com/MCLStore/terms.jsp)




# Digital Step Attenuator


## Typical Performance Curves

# DAT-15575-SN+


Thru Loss




Step Attenuation (0.5dB)




Step Attenuation (1dB)




Step Attenuation (2dB)




Step Attenuation (4dB)



Step Attenuation (8dB)



Step Attenuation (15.5dB)




# Digital Step Attenuator


## Typical Performance Curves

# DAT-15575-SN+


Input Return Loss (0dB)




Input Return Loss (0.5dB)




Input Return Loss (1dB)




Input Return Loss (2dB)




Input Return Loss (4dB)



Input Return Loss (8dB)



Input Return Loss (15.5dB)




# Digital Step Attenuator


## Typical Performance Curves

# DAT-15575-SN+


Output Return Loss (0dB)




Output Return Loss (0.5dB)




Output Return Loss (1dB)




Output Return Loss (2dB)




Output Return Loss (4dB)



Output Return Loss(8dB)




Output Return Loss(15.5dB)




REV. OR  
DAT-15575A-SN+

10/12/2016  
Page 3 of 3

### Outline Dimensions



### PCB Land Pattern



Suggested Layout,  
Tolerance to be within  $\pm .002$

CASE #	A	B	C	D	E	F	G	H	J	K
DG983-2	.157 (4.00)	.157 (4.00)	.033 (0.85)	.008 (0.20)	.085 (2.15)	.085 (2.15)	.009 (0.23)	-- --	.022 (0.55)	.020 (0.50)

CASE #	L	M	N	P	Q	R	WT. GRAM
DG983-2	.177 (4.50)	.177 (4.50)	.081 (2.06)	.010 (0.25)	.032 (0.81)	.081 (2.06)	.04

Dimensions are in inches (mm). Tolerances: 2 Pl.  $\pm .01$ ; 3 Pl.  $\pm .005$


#### Notes:

1. Case material: Plastic.
2. Termination finish:

For RoHS Case Styles: 0.2  $\mu$ inches of Gold (Au) over 0.1  $\mu$ inches of Palladium (Pd) over 10  $\mu$ inches of Nickel (Ni). All models, (+) suffix.

For RoHS-5 Case Styles: Tin-Lead plate. All models, no (+) suffix.

# Tape & Reel Packaging TR-F87



Tape Width, mm	Device Cavity Pitch, mm	Reel Size, inches	Devices per Reel	
12	8	7	Small quantity standards (see note)	20
				50
				100
				200
				500
		1000		
		13	Standard	3000

**Note : Please Consult individual model data sheet to determine device per reel availability**

Mini-Circuits carrier tape materials provide protection from ESD (Electro-Static Discharge) during handling and transportation. Tapes are static dissipative and comply with industry standards EIA-481/EIA-541.

Go to: [www.minicircuits.com/pages/pdfs/tape.pdf](http://www.minicircuits.com/pages/pdfs/tape.pdf)




**Distribution Centers NORTH AMERICA** 800-654-7949 • 417-335-5935 • Fax 417-335-5945 • **EUROPE** 44-1252-832600 • Fax 44-1252-837010

*Mini-Circuits ISO 9001 & ISO 14001 Certified*

INTERNET <http://www.minicircuits.com>

P.O. Box 350166, Brooklyn, New York 11235-0003 (718) 934-4500 Fax (718) 332-4661


THIRD ANGLE PROJECTION



REVISIONS

REV	ECN No.	DESCRIPTION	DATE	DR	AUTH
OR	M97254	NEW RELEASE (FROM RAVON)	03/05	DK	HH
A	M102713	MODIFIED HATCH, NOTES & ADDED "...WITH SMOBC"	01/06	GT	IL
B	M103510	ADD R7 & CHANGE LOCATION DESIGNATORS	07/09	EM	KN
B	R63339	ADD R7 & CHANGE LOCATION DESIGNATORS	07/09	EM	KN

**SUGGESTED MOUNTING CONFIGURATION  
FOR DG983-1 CASE STYLE, ql PIN CONNECTIONS, 75 Ω.**



NOTES:

1. TRACE WIDTH IS SHOWN FOR FR4 WITH DIELECTRIC THICKNESS.  $.025" \pm .002"$ . COPPER: 1/2 OZ. EACH SIDE. FOR OTHER MATERIALS TRACE WIDTH MAY NEED TO BE MODIFIED.
2. 0603 SIZE CHIP FOOT PRINTS SHOWN FOR REFERENCE, VALUES OF RESISTORS WILL VARY BASED ON APPLICATION.
3. BOTTOM SIDE OF THE PCB IS CONTINUOUS GROUND PLANE.

- DENOTES PCB COPPER LAYOUT WITH SMOBC (SOLDER MASK OVER BARE COPPER)
- DENOTES COPPER LAND PATTERN FREE OF SOLDERMASK

UNLESS OTHERWISE SPECIFIED	INITIALS	DATE
DIMENSIONS ARE IN INCHES	DRAWN DK (RAVON)	08 MAR 05
TOLERANCES ON:	CHECKED RZ (RAVON)	08 MAR 05
2 PL DECIMALS ±	APPROVED HH (RAVON)	08 MAR 05
3 PL DECIMALS ± .005		
ANGLES ±		
FRACTIONS ±		


**Mini-Circuits®** 13 Neptune Avenue  
Brooklyn NY 11235

PL, ql, DG983-1  
TB-343 (75 Ω)

Mini-Circuits®  
THIS DOCUMENT AND ITS CONTENTS ARE THE PROPERTY OF MINI-CIRCUITS. EXCEPT FOR USE EXPRESSLY GRANTED, IN WRITING, TO ITS VENDORS, VENDEE AND THE UNITED STATES GOVERNMENT, MINI-CIRCUITS RESERVES ALL PROPRIETARY DESIGN, USE, MANUFACTURING AND REPRODUCTION RIGHTS THERETO. THESE CONTENTS SHALL NOT BE USED, DUPLICATED OR DISCLOSED TO ANY OUTSIDE PARTY, IN WHOLE OR IN PART, WITHOUT WRITTEN PERMISSION OF MINI-CIRCUITS.

SIZE	CODE IDENT	DRAWING NO:	REV:
A	15542	98-PL-202	B
FILE:	98PL202	SCALE: 7:1	SHEET: 1 OF 1


# Evaluation Board and Circuit



TB-343

## Notes:

1. N-Type Female connectors.
2. PCB Material: FR4 Grade IT 180TC (ITEQ Corporation) or equivalent, Dielectric Constant=4.7, Thickness=.025 inch.

 **Mini-Circuits®**

All Mini-Circuits products are manufactured under exacting quality assurance and control standards, and are capable of meeting published specifications after being subjected to any or all of the following physical and environmental test.

<b>Specification</b>	<b>Test/Inspection Condition</b>	<b>Reference/Spec</b>
Operating Temperature	-40° to 85° C or -40° to 105° C Ambient Environment	Refer to Individual Model Data Sheet
Storage Temperature	-55° to 100° C or -65° to 150° C Ambient Environment	Refer to Individual Model Data Sheet
Temperature Humidity Bias	85°C, 85% RH, 96 hours	JESD22-A101B
Thermal Shock	-55° to 100°C, 100 cycles	MIL-STD-202, Method 107, Condition A-3, except +100°C
Solder Reflow Heat	Pb-Free Process: 260°C peak	J-STD-020, Table 4-1, 4-2 and 5-2; Figure 5-1
Solderability	10X magnification, 95% coverage	JESD22-B102, Method 1: Dip and Look Test
Marking Resistance to Solvents	Laser marked, visual observation	Mini-Circuits D4-Q4T0-04